

Claims

What is claimed is:

- 1 1. A method for detecting degradation in an integrated circuit
2 comprising the steps of:
3 providing a monitor built-in self-test (MBIST) engine;
4 providing at least one monitor element coupled to said MBIST engine;
5 said at least one monitor element being defined by predefined circuit
6 elements in the integrated circuit;
7 utilizing said MBIST engine for controlling operation of said at least
8 one monitor element and communicating monitor bits; and
9 identifying degradation of signal, timing and voltage margins utilizing
10 said at least one monitor element.
- 1 2. A method for detecting degradation in an integrated circuit as
2 recited in claim 1 wherein the step of providing at least one monitor element
3 coupled to said MBIST engine includes the steps of providing at least one
4 monitor element defined by unused circuit elements or instantiations of said
5 unused circuit elements in the integrated circuit.
- 1 3. A method for detecting degradation in an integrated circuit as
2 recited in claim 1 wherein the step of providing a monitor built-in self-test
3 (MBIST) engine includes providing MBIST control circuitry and MBIST
4 registers.
- 1 4. A method for detecting degradation in an integrated circuit as
2 recited in claim 1 wherein the step of providing at least one monitor element
3 coupled to said MBIST engine includes the steps of providing at least one
4 monitor element used as a monitor bit line.
- 1 5. A method for detecting degradation in an integrated circuit as
2 recited in claim 1 wherein the step of providing at least one monitor element
3 coupled to said MBIST engine includes the steps of providing at least one
4 monitor element used as a monitor word line.

1 6. A method for detecting degradation in an integrated circuit as
2 recited in claim 1 wherein the step of providing at least one monitor element
3 coupled to said MBIST engine includes the steps of providing at least one
4 monitor element defined by a separate monitor array; said separate monitor
5 array including unique word lines, bit lines, and control and sense circuitry.

1 7. A method for detecting degradation in an integrated circuit as
2 recited in claim 1 wherein said separate monitor array is placed proximate to
3 said MBIST engine.

1 8. A method for detecting degradation in an integrated circuit as
2 recited in claim 1 the step of providing at least one monitor element coupled
3 to said MBIST engine includes the steps of providing at least one monitor
4 element applied to at least one of data arrays and registers; said at least one
5 monitor element used with said MBIST engine to insure correct operation of
6 said at least one of data arrays and registers with a defined degree of
7 margin.

1 9. A method for detecting degradation in an integrated circuit as
2 recited in claim 8 wherein said at least one monitor element is used with said
3 MBIST engine to identify an approaching failing situation, thereby enabling
4 appropriate preventative action.

1 10. A method for detecting degradation in an integrated circuit as
2 recited in claim 1 wherein the step of utilizing said MBIST engine for
3 controlling operation of said at least one monitor element and
4 communicating monitor bits includes the steps of generating a predefined
5 data pattern utilizing said MBIST engine.

1 11. A method for detecting degradation in an integrated circuit as
2 recited in claim 1 wherein said at least one monitor element is defined by at
3 least one monitor bit line of a memory array; and the step of utilizing said
4 MBIST engine for controlling operation of said at least one monitor element
5 and communicating monitor bits includes the steps of writing monitor bits
6 with refresh commands.

1 12. A method for detecting degradation in an integrated circuit as
2 recited in claim 1 wherein said at least one monitor element is defined by at
3 least one monitor bit line of a memory array; and the step of utilizing said
4 MBIST engine for controlling operation of said at least one monitor element
5 and communicating monitor bits includes the steps of writing monitor bits by
6 accessing each row location with said MBIST engine generating a
7 predefined data pattern.

1 13. A method for detecting degradation in an integrated circuit as
2 recited in claim 1 wherein said at least one monitor element is defined by at
3 least one monitor word line of a memory array; and the step of utilizing said
4 MBIST engine for controlling operation of said at least one monitor element
5 and communicating monitor bits includes the steps of writing monitor bits
6 with refresh commands with said MBIST engine generating a predefined
7 data pattern.

1 14. A method for detecting degradation in an integrated circuit as
2 recited in claim 1 wherein the step of utilizing said MBIST engine for
3 controlling operation of said at least one monitor element and
4 communicating monitor bits includes the steps of providing MBIST control
5 circuitry for initializing monitor bits to a known value; utilizing said MBIST
6 control circuitry to control one or more functions including access, restore,
7 address control, data generation, data compare, and refresh functions
8 associated with the monitor bits.

1 15. A method for detecting degradation in an integrated circuit as
2 recited in claim 1 wherein the step of utilizing said MBIST engine for
3 controlling operation of said at least one monitor element and
4 communicating monitor bits includes the steps of providing latch circuitry for
5 the monitor bits, said latch circuitry used to communicate to and from said
6 MBIST engine.

1 16. A method for detecting degradation in an integrated circuit as
2 recited in claim 1 wherein said at least one monitor element is defined by a
3 separate array and the step of utilizing said MBIST engine for controlling
4 operation of said at least one monitor element and communicating monitor
5 bits includes the steps of generating one of a fixed predefined data pattern
6 or a dynamically changing data pattern utilizing said MBIST engine.

1 17. Apparatus for detecting degradation in an integrated circuit and
2 the integrated circuit includes a memory array, said apparatus comprising:
3 a monitor built-in self-test (MBIST) engine;
4 at least one monitor element coupled to said MBIST engine; said at
5 least one monitor element including at least one of a monitor bit line of the
6 memory array, a monitor word line of the memory array or a separate array
7 including unique word lines, bit lines, and control and sense circuitry;
8 said MBIST engine for controlling operation of said at least one
9 monitor element for communicating monitor bits; and for identifying
10 degradation of signal, timing and voltage margins utilizing said at least one
11 monitor element.

1 18. Apparatus for detecting degradation in an integrated circuit as
2 recited in claim 17 wherein said MBIST engine includes MBIST control
3 circuitry and MBIST registers coupled to said at least one monitor element.

1 19. Apparatus for detecting degradation in an integrated circuit as
2 recited in claim 17 wherein at least one monitor element includes unused
3 circuit elements or instantiations of said unused circuit elements in the
4 integrated circuit.

1 20. Apparatus for detecting degradation in an integrated circuit as
2 recited in claim 17 includes latch circuitry for the monitor bits, said latch
3 circuitry used to communicate to and from said MBIST engine.